´ëÇб³Àç
- 321
-
-
- [´ëÇб³Àç] FPGA ¼³°è ½Ç½À
- <Á¤¸íÁø>,< ¼°¼ö> Àú | º¹µÎÃâÆÇ»ç | 20230426
- ½Åû °Ç¼ö: 0 °Ç
-
- 322
-
-
- [´ëÇб³Àç] ÄÄÇ»Åͱ¸Á¶ (Á¦5ÆÇ)
- <±èâȯ>,<¹Ú±â½Ä>,<ÀÌ»óȸ> °øÀú | º¹µÎÃâÆÇ»ç | 20230425
- ½Åû °Ç¼ö: 0 °Ç
-
- 324
-
-
- [´ëÇб³Àç] ´ëÇÐ ±âÃʽÇÇè (Á¦7ÆÇ)
- <Ãֽ´ö>,<ÃÖ¿µÈñ>,<±è³²È£>,<¹é°üÇö>,<¹®Çö¿í> °øÀú | º¹µÎÃâÆÇ»ç | 20230421
- ½Åû °Ç¼ö: 0 °Ç
-
- 325
-
-
- [´ëÇб³Àç] ȸ·ÎÀÌ·Ð 4U (Á¦12ÆÇ)
- <Á¤µµ¿µ>,<±è½Â·Ï>,<±èÀº¿ø>,<¹èÀμö> °øÀú | º¹µÎÃâÆÇ»ç | 20230421
- ½Åû °Ç¼ö: 0 °Ç
-